This paper presents a methodology for quantitative analysis of the role of electromigration (EM) reliability and interconnect performance in determining the optimal interconnect design in low-WCu interconnect systems. It is demonstrated that EM design limits for signal lines are satisfied once interconnect performance is optimized.
INTRODUCTION
In current VLSI interconnect designs, current density design rules are typically based on EM lifetimes [l] . However, the actual current densities are determined by the interconnect parameters (resistance and capacitance per unit length and the length of the interconnect) and the strength of the buffer which is driving the interconnect length. In a typical design, long interconnects, which can potentially have large current densities, are usually split into buffered segments to improve performance (signal slew and delay) [2] . The signal line length and buffer sizes are optimized to give maximum performance for a given technology. Signal lines longer than the optimum length would increase interconnect delay while buffer sizes larger than the optimum would result in an increase in buffer delay. Moreover, increasing buffer size would increase the current density of the signal line connected to the output and may also cause excessive power dissipation. However, it is not known whether the associated current densities in signal lines optimized for maximum performance also meet the EM design limits.
In current technologies, low-k materials are being introduced as inter-layer dielectrics in an attempt to reduce the interconnect delay [3-51. However, these dielectrics invariably have poor thermal properties and therefore the use of such materials can significantly impact the EM design limits. On the other hand, the use of Copper, which has lower resistivity, alleviates the problem to some extent. It is therefore important to quantify whether EM reliability or performance is the dominant factor determining the optimal signal line length in various low-WCu based interconnect systems.
In this work a methodology for quantitative comparison of the impact of EM and performance on the optimization of the signal line length is presented. The methodology is applied to various low-WCu interconnect systems. For the purpose of reliability analysis we used interconnect data (line geometry, insulator thickness etc.) from NTRS [6] for two different technology nodes (0.25-pm and 0.1-pm) and the self-consistent approach proposed in [7] [8] , which comprehends Joule heating (or self-heating) and EM simultaneously. Once a self-consistent temperature (T,) is obtained using this approach, the maximum allowed values ofj,, andjpakcan be obtained [7-81. In the next section, effect of self-heating on EM is briefly discussed followed by an analysis of the self-consistent design approach that takes quasi-2D heat conduction into consideration. The modified selfconsistent approach is then used to quantify the impact of new interconnect materials (Cu and low-k dielectrics) on allowed current density limits. The last section introduces a methodology for computing 0-7803-5860-0/00/$10.00 02000 IEEE 354 the current densities from performance considerations only, and then provides a direct comparison between the reliability and performance based current density design limits.
INTERCONNECT RELIASILITY

Influence of Self-Heating on Electromigration
well known Black's equation [9] given by, EM lifetime reliability of metal interconnects is modeled by the
where TTF is the time-to-fail (typically for 0.1% cumulative failure). A is a constant that is dependent on the geometry and microstructure of the interconnect, j is the DC or average current density. The exponent n is typically 2 under normal use conditions, Q is the activation energy for grain-boundary diffusion and equals -0.7 eV for AI-Cu, kB is the Boltzmann's constant, and T,,, is the metal temperature. The typical goal is to achieve 10 year lifetime at 100 'C, for which equation (1) and accelerated testing data produce a design rule value for the acceptable current density, j,, at the reference temperature Tref However, this design rule value does not comprehend self-heating. The effect of self-heating can be analyzed from the following: The metal temperature, T,,, in equation (1) is given by, Tm = Tref -t ATseif -hearing (2) and,
where Trer is typically taken as -100 'C, L~T~~~, ,~~~~ is the temperature rise of the metal interconnect due to the flow of current, R is the interconnect resistance, and Ro is the effective thermal impedance of the interconnect line to the chip. I, , is the RMS current for a time varying current waveform, or the DC current for a constant current stress. It can be observed from equations (1) and (2) , that as self-heating increases, the metal temperature increases, and hence the EM lifetime decreases exponentially. Therefore, it is important to accurately account for selfheating in equation (1).
Self-Consistent Interconnect Design Analysis
In this sub-section the formulation of the self-consistent solutions [7] for allowed interconnect current density is summarized, and then applied to analyze low-WCu interconnects in the next sub-section. The ATserlfhcoring in interconnects given by equation (3) Here t,,, is the total thickness of the underlying dielectric, K,,, thermal conductivity normal to the plane of the dielectric, and L is length of the interconnect. In this expression for the thermal impedance, Wefl has been modeled as the effective width of the metal line taking quasi-2D heat conduction [ 101 into consideration from experimental data for high aspect ratio lines. Now, in order to achieve an EM reliability lifetime goal mentioned earlier, we must have the lifetime at any (jOvg) current density and metal temperature T,,,, equal to or larger than the lifetime value (eg. 10 year) under the design rule current density stress j,, at the temperature Tre,. This value of j , is dependent on the specific interconnect metal technology. Therefore we have,
Using the relationship between j,,, jpeok, jr,,,,, and r for a rectangular unipolar pulse, (j,, = r jpeakr & j,m = ro.' jpeok) we have after eliminating 
Impact of Self-Heating and New Materials
Allowed interconnect current densities are expected to be strongly influenced by low-k materials, which cause increased Joule-heating due to their lower thermal conductivity [11, 12] . Therefore we begin by analyzing the effect of introducing new interconnect and dielectric materials on allowable current density limits. In Figure 1 the selfconsistent values of jrm and jpeak are plotted as a function of the duty cycle r, for different dielectrics. It can be observed that jrm and jpeak decrease significantly as dielectrics with lower thermal conductivity are introduced. For small values of r,jrm varies very slowly with r. This is due to increased Joule-heating. In Figure 2 we plot jpeok and T, as a function of r for Si02 and air as the dielectric for different values of the design current density, j,,,. It can be observed that j,, does not change conductivity such as air, jpeok is almost independent of jov8. This indicates that introduction of better interconnect materials becomes increasingly ineffective in increasing jpeak for dielectrics with poor thermal properties. 
INTERCONNECT PERFORMANCE
Implications of Optimizing Buffer Size and Signal Line Length
As a next step we demonstrate a methodology for computing current density from performance considerations only. Consider an interconnect of length 1 between two buffers.
The schematic representation is shown in Figure 5 + r C L ) l + a ( x ) r c l * (9) where a(x) and b(x) only depend on the switching model, i.e., x. For instance, for ~0 . 5 , a=0.4 and b=0.7 [13] . If ro, co and cp are the resistance, input and parasitic output capacitances of a minimum sized inverter respectively then R,, can be written as r o / s where s is size of the inverter in multiples of minimum sized inverters. Similarly Cp = s cp and CL = s If the total interconnect of length L is divided into n segments of length 1 = U n , then the overall delay is given by It should be noted in the above equation that s and 1 appear separately and therefore Tdeluy can be optimized separately for s and 1. The optimum values of 1 and s are given as:
Note that sop, is independent of the switching model, i.e., x.
Since, for deep sub-micron technologies, a significant fraction of interconnect capacitance, c, is contributed by coupling and fringing capacitances to neighboring lines as shown in Figure 6 , we performed a full 3D-capacitance extraction using SPACE3D [14] for signal lines at various metal levels to obtain the values of c for SPICE simulations. This inverter-interconnect structure is used as a delay stage in a multi-stage ring oscillator and the current waveforms and current densities along the interconnect are be obtained. In practice, the input capacitance CL of the inverter is almost constant but the output resistance R,, and output parasitic capacitance Cp are bias dependent and therefore change during the output transition. Therefore accurate values of optimal interconnect length and buffer size need to be determined by SPICE simulation. For this, we take advantage of the fact that the optimal interconnect length does not depend on the buffer size. Therefore, we first set the buffer size to an appropriate value and sweep the interconnect length and find the optimum length which minimizes the ratio of the ring oscillator stage delay and interconnect length. etal n-1 Figure 6 . Typical Interconnect Structure.
Using this optimum length, we subsequently sweep buffer sizes and find the optimum buffer size which minimizes the stage delay. This allows us to obtain the values of lop, and sop, taking into account the bias dependence of transistor resistances and capacitances and the switching model. This analysis is carried out for every metal layer in the two technologies under study. Note that due to the distributed nature of the interconnect, the maximum current density occurs close to the buffer output. Hence, we need to verify whether this maximum current density, which is obtained from performance considerations (j~p,gormo,,e) only, also meets the EM current density limits (j.&,bi/,ry) obtained earlier using the self-consistent approach.
The interconnect current waveform in the metal lines for 0.25-pm and 0. 1-Fm technologies, as obtained from SPICE simulations, were found to be bipolar as expected. It should be noted that equation (1) represents the EM lifetime reliability equation for a unipolar pulse or dc current. The EM lifetime under bipolar stress conditions is known to be higher than that under the unipolar case. In this work, the unipolar EM lifetime reliability equation is used as a worst case limit.
Also, the relative rise and fall skew was found to be same across both technologies. From our simulations it was observed that drivers and interconnects optimized using equation (1 1) and equation (12), maintain good slew rates for rising and falling transitions for all the metal layers and across both technologies with an effective duty cycle ( r e f = j& / j;m3 ) of 0.12 * 0.01 as shown in Table 1 . Since for the signal lines the current waveform is symmetric and bipolar, j,, and j,, are computed over half the time-period to obtain re@ Table 1 also lists the maximum values of the average and peak current densities.
In the above analysis it was assumed that the line capacitance per unit length is constant. In an actual design this is not necessarily the case. Consider the interconnect structure shown in Figure 6 . The total interconnect capacitance C,o,ol can be viewed as a sum of capacitance to lines on the same metal layer Cneighbor and lines on other metal layers C&r (shown by solid and dashed lines respectively in Figure 6 .) C,e;ghbr and Cother consist of both parallel plate and fringing capacitances. Lines on adjacent metal layers are typically routed orthogonal to each other. Hence the total capacitance between metal lines at two adjacent layers is very small. On the other hand the capacitance to neighboring lines is large. This is specially the case for deep sub-micron technologies where the aspect ratio of the lines is greater than 1 and as a result, Cnrighbor/ c,o,ul is very high (0.7 to 0.9). The effective capacitance of the line ranges from 2 Cneighbr + Cother to Cother depending upon whether the neighboring line signals are switching in the opposite direction or the same direction. XI Furthermore, it is observed from simulation and can be shown that the interconnect current remains almost the same if the load capacitance of a buffer changes. The rise and fall time will get affected significantly but the interconnect current does not change appreciably if the buffer drive strength is unchanged. However, for the slower transition, r increases and for the faster transition, r decreases (typical values observed in simulation are 0.2 for slower transition and 0.05 for the faster transition). Figure 7 shows the comparison of juvg.pe~o,mncr with the values of juvg-re,iubi~;v for a 0.25-pm technology. It can be observed that jovg.pegomncs is always lower than javg.,eliubilirv for all the dielectrics. However, for low-k dielectric materials we find that the difference between jovg.reljubiliv and juvg.pe~or,,,once reduces. This is due to the fact that these dielectrics have lower thermal conductivity than oxide which leads to greater interconnect Joule-heating and therefore lower allowable current densities.
Quantitative Comparisons between Reliability and Performance
Finally, it should be noted that the juvg-rcljobilirv values generated above were for an isolated line. In real ICs with multiple layers of interconnect, the Joule-heating of interconnect lines is known to be significantly more severe due to thermal coupling between neighboring lines [ 151. Figure 8 shows comparison of juvg.performncr with the values of jovg-reljobjlity for a 0.1 -pm technology including the juvg-re~jabiljv values for realistic interconnect structures using finite element simulations to demonstrate an optimistic scenario of thermal coupling using various dielectrics. It can be observed that the jovg.peqo,mnce values remain lower than the jnvg-reli,bi,iry values even after thermal coupling in realistic structures is taken into account. However, in this simulation it is assumed that ref =
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0.12 at all times, which can actually increase (to -0.2), if neighboring lines switch in the opposite direction as discussed earlier. This increase in ref will further lower jnvg.rrlin~i~iry Hence, impact of switching states of signal lines on allowed current density design rules should also be considered.
CONCLUSIONS
In conclusion, we have demonstrated a methodology which compares the effect of interconnect reliability and performance in determining the optimal signal line length. It should be noted that we use a self-consistent approach for determining the maximum allowed current density limit. It is overly pessimistic to use the DC EM current density as this limit, and overly optimistic to use the AC EM current density as this limit without accounting for self-heating. For the lowk/Cu systems studied here, it has been shown that as long as point-topoint interconnect performance is optimized, EM design limits for those signal lines will be satisfied.
